

OTTAWA HULL KIA DC9

(11)	(C)	2,009,237	
(22)		1990/02/02	5,1
(43)		1990/08/03	100,
(45)		1994/07/26	3/40
(52)		344-25	

子公共中華基本語。中語學的學術的主義主義,中華學術學學學學學學學學學學學

BREVETS

MARQUES DB COMMERCE

(51) INTL.CL. H04Q-011/04; H04J-003/16

D'AUTEUR
DESSINS
INDUSTRIELS

DROITS

ELS

(19) (CA) CANADIAN PATENT (12)

Topographies de circuits intégrés

(54) Integrated Communications System for HDLC Variable-Length Data Packets and Fixed-Length Voice/Video Packets

PATENTS
TRADS-MARKS
COPYRIGHT

(72) Tsuzuki, Kazuo , Japan

INTEGRATED CIRCUIT TOPOGRAPHY

INDUSTRIAL

(73) NEC Corporation , Japan

(30) (JP) Japan 1-24868 1989/02/03

(57) 11 Claims

BEST AVAILABLE COPY

Consommation et Affaires commerciales Canada

Consumer and -Corporate Affairs Canada

3469

Canada

- 17 -

ABSTRACT OF THE DISCLOSURE

In an Integrated communications system, HDLC variable-length 1 2 packets and non-HDLC fixed-length packets are decomposed into cells and a cell identifier is generated for each of the cells for identifying its 3 type. A frame sync code is transmitted from one end of a transmission channel, and the cell identifier and each of the cells are assembled into 5 a field and a plurality of such fields are assembled into a frame for transmission. The frame sync code is detected at the other end of the 7 8 transmission channel as a timing reference and the frame is deassembled into fields in response to the timing reference and each 9 field is deassembled into a cell identifier and a cell. According to each 10 deassembled cell identifier, the cells of each field are composed into the 11 original HDLC variable-length packet or non-HDLC fixed-length packet.

- 2 З

в

- 1 -

TITLE OF THE INVENTION

"Integrated Communications System For HDLC Variable-Length Data Packets And Fixed-Length Voice/Video Packets"

TECHNICAL FIELD

The present invention relates generally to communications system which integrates signals of different formats, and more particularly to a communications system which integrates HDLC (high level data link control) variable-length data packets with non-HDLC fixed-length packets. The HDLC packet is transmitted according to the CCITT (international Telegraph and Telephone Consultative Committee) Recommendation X. 25 protocol which involves packet retransmission for error correction, while the non-HDLC fixed-length packets such as voice and/or video packets are transmitted involving no packet retransmission in the event of an error.

BACKGROUND OF THE INVENTION

In a prior art integrated communication system in which HDLC X. 25 computer data packets and fixed-length voice/video packets are transmitted over a common transmission medium, the fixed-length packets are transformed into the HDLC format and a specified identifier is inserted into the address or control field of the transformed packets so that both types of packets are treated at the receive end as variable-length packets. Because of the adoption of the HDLC format for mixing the different formats, the prior art system employs what is called "zero-insertion and zero-deletion" scheme by forcibly inserting a 0 bit if there is a string of five consecutive 1 bits at the transmit end and removing it at the receive end to allow transmission of a flag pattern "011111110" as a delimiter of the variable-length packet.

However, if disruption occurs in a received data stream causing and



19

20

21

22

23

24

25

26

27

28

- 2 -

error in the inserted 0 bit, the packet containing this error bit is aborted. 1 Otherwise, such a packet propagates along the network as a truncated, short packet or merges with a preceding packet resulting in a long 3 packet. In either case, the packet is detected as an error by a frame 4 check sequence and is eventually discarded. If an error occurs in X. 25 5 HDLC packet, it can corrected by the packet retransmission scheme, 8 whereas voice/video packets in error are simply discarded. 7 potential source of this type of error is the bit reversal of the forcibly 8 inserted 0 bit in the voice/video packet. Such irrecoverable errors can 9 occur at 2.1-second intervals for a transmission rate of 1.5 Mbps at a bit 10 error rate of 10⁻⁵. One approach to this problem is to append an error 11 correcting code to fixed-length packets. However, since the beginning 12 and ending points of such packets cannot be guaranteed with a high 13 degree of certainty, the error correcting code approach serves no 14 purpose. Another approach would be to employ a retransmission 15 scheme as in the case of the X.25 packets. However, the real-time 16 transmission requirement of the voice/video packet cannot be met by 17 18 the retransmission scheme.

SUMMARY OF THE INVENTION

It is therefore an object of the present invention to provide an integrated communications system for HDLC variable-length data packets and non-HDLC fixed-length voice/video packets which is capable of significantly reducing the error rate of the non-HDLC packets.

According to the present invention, HDLC variable-length packets and non-HDLC fixed-length packets are decomposed into one or more cells and a cell identifier is generated for each of the cells for identifying type of the packet from which said cell is decomposed. A frame sync

code is transmitted from one end of a common transmission medium,

· ()

- 3 -

and the cell identifier and each of the cells are assembled into a field 1 and a plurality of such fields are assembled into a frame, which is 2 transmitted through the transmission medium. The frame sync code is 3 detected at the other end of the transmission medium as a timing 4 reference and the frame is deassembled into fields in response to the 5 timing reference. Each of the fields is deassembled into a cell identifier 6 and a cell. According to each deassembled cell identifier, the cells of 7 each field are composed into the original HDLC variable-length packet 8 9 or non-HDLC fixed-length packet.

10 More specifically, the present invention provides an integrated communications system. The transmit end of the system comprises an 11 12 HDLC variable-length packet transmitter and a non-HDLC fixed-length packet transmitter. A shift register is provided having an input terminal connected to the packet transmitters and an output terminal connected 14 15 to one end of a transmission medium. A sync generator supplies a sync code to the shift register at periodic intervals. A cell formatter activates 16 for a predetermined period one of the packet transmitters having a 17 18 packet to transmit so that a portion of the packet is supplied to the shift 19 register as a cell. The cell formatter causes a head generator to supply a cell identifier identifying type of the packet from which said cell is 20 21 decomposed to the transmit shift register to form a field with the cell, 22 and causes the shift register to assemble the sync code and a plurality 23 of fields into a frame for transmission. At the receive end of the system, 24 a shift register is provided having an input terminal connected to the 25 transmission medium. A sync detector detects the sync code contained 26 in the frame supplied to the shift register. A header detector is 27 responsive to a sync code detected by the sync detector for detecting the cell identifier of each field of the frame. An HDLC variable-length

16 17 _ 4 _

packet receiver and a non-HDLC fixed-length packet receiver are 1 provided. A cell deformatter is responsive to the cell identifier detected 2 by the header detector for activating one of the packet receivers 3 identified by the detected cell identifier so that each cell is supplied from the shift register to the identified packet receiver where the cells are 5 composed into the original packet. 6 7 BRIEF DESCRIPTION OF THE DRAWINGS The present invention will be described in further detail with 8 reference to the accompanying drawings, in which: 9 Fig. I is a block diagram of a transmit section of the integrated 10

rig. I is a block diagram of a transmit section of the integrated communications system of the present invention;

Figs. 2A and 2B are a flowchart illustrating details of the cell formatter of Fig. 1;

Figs. 3A, 3B and 3C are timing diagrams for generating frames respectively for HDLC, 360-bit and 1080-bit packets; and

Fig. 4 is a block diagram of a receive section of the system.

DETAILED DESCRIPTION

18 Referring now to Fig. 1, there is shown a transmit section of the integrated communications system of the present invention. According 18 to this invention, variable-length packets such as X.25-protocol HDLC 20 data packets and fixed-length voice or video packets such as 360-bit 21 length or 1080-bit length are decomposed into segments of 360-bit 22 length each, which are called in this specification as "cells." Four such 23 cells are interleaved with 8-bit cell identifier, or cell identifiers (CID) to 24 form "fields" which are encapsulated between 8-bit sync fields, instead 25 of the usual "01111110" flag patterns, to form a 1480-bit length frame. 26 The HDLC packets and the variable length packets are shown as being 27 generated by a processor 10 and supplied to respective packet 28

The second secon

transmitters 11, 12 and 13 for transmission to a destination processor, not shown. Packet transmitters 11, 12 and 13 are provided with respective memories for storing the generated packets, each of these memories being driven by a sequence of 360 clock pulses which is extracted by a clock distributer 14 from a continuous stream of clock pulses supplied from a clock source 15.

If there is a packet to transmit, packet transmitters 11, 12 and 13 7 place a request for transmission through respective lines 11A, 12A, 13A 8 to a priority circuit 16 which selects one of the requests according to a 9 predetermined decision algorithm if a plurality of requests exist 10 simultaneously. The type of a packet selected by priority circuit 16 is 11 notified to a cell formatter 17. The clock pulse from source 15 is 12 supplied to a 1480-bit counter 18 to cause it to supply timing 13 information to cell formatter 17 and to a sync generator 19 which 14 generates an 8-bit frame sync at intervals of 1480 bits and writes it into a 15 shift register 22 which is shifted at the clock rate. 18

An 8-bit cell identifier generator 20 is provided for writing an 8-bit 17 cell identifier (CID) into shift register 22 at 368-bit intervals in response to 18 a control signal supplied from cell formatter 17. The 8-bit cell identifier 19 of each cell indicates the type of the packet from which the cell is 20 derived. The cell identifier is a block code encoded with error 21 correcting bits. To allow detection and correction of errors, the 22 Hamming distance of 3 bits or more is secured between cell identifiers. 23 Four cell identifiers are provided: CID="0" (which is encoded as "10101001") identifying cells derived from the HDLC packet, CiD="1" 25 ("11010100") identifying cells derived from the 360-bit fixed-length 26 27 packet, CID="2" ("01011011") Identifying each of the first and second cells of the 1060-bit fixed length packet, and CID="3" ("00100110") 28

identifying the third cell of the 1060-bit packet.

Cell formatter 17 further controls clock distributer 14 and a 2 multiplexer 21 through bus 23. Multiplexer 21 terminates the data 3 outputs of packet transmitters 11, 12 and 13 for selectively coupling cell 4 data bits to the shift register 22. A flag generator 24 is also connected 5 to respond to a signal from cell formatter 17 to write a flag sequence 8 "01111110" Into shift register 22 when no data packet is present. The 7 details of cell formatter 17 are shown in the flowchart of Figs. 2A and 2B. 8 Program execution begins with initializing steps 30 and 31 to reset 9 variables N and F to zero, where variable N represents the serial number 10 of each cell in a given frame and F=1 indicates that there is no call 11 request in any of packet transmitters. Control then enters a search loop 12 comprising steps 32, 33, 34 and 35 for detecting whether there is a call 13 request, and if so which one of the packet transmitters is requesting the 14 cali. if a cali-is-requested by HOLC packet transmitter 11, control passes 15 through steps 32, 33, 34 and enters step 40 to check to see if a variable 16 N is equal to zero or not. If the answer is affirmative, exit is to step 41 to 17 wait until a sync code is transmitted, and if the answer is negative, exit is 18 to step 42 to supply a cell identifier code CID="0" to the 8-bit CID 19 generator 20 to cause it to write an 8-bit cell identifier "10101001" Into 20 shift register 22 at the clock count of (8 + 368 ¥ N) bits. Thus, cell 21 identifiers of each frame are successively transmitted at clock counts of 22 8, 376, 744, and 1112 bits, respectively, following the transmission of a 23 frame sync 80 generated by sync generator 19 (Fig. 3A). Following the transmission of a cell identifier, control proceeds to decision step 43 to 25 26 determine if F = 1 exists. If there is none, control proceeds to step 44 to supply the CID="0" code to bus 23 for a period of 360 clock bits. in 27 response to CID="0", clock distributer 14 establishes a path leading to 28

SOLD COLOR CONTRACTOR SECTION OF THE SECTION OF THE

TO SEE THE SECTION OF THE PROPERTY OF THE PROPERTY OF THE PROPERTY OF THE SECTION OF THE SECTION

-7-

the HDLC packet transmitter 11 for a 360-bit duration to supply 360 clock pulses to HDLC packet transmitter 11. Concurrently, multiplexer 21 responds to CID="0" by establishing a path from HDLC packet transmitter 11 to shift register 22 during the same duration. HDLC packet transmitter 11 is driven by the clock pulses from distributer 14 to supply cell data #1 from its memory to shift register 22.

7 Exit then is to step 45 in which the variable N is incremented by one. Variable N is checked in step 46 to see if N = 4, or not. If not, control 8 returns to the search loop to repeat the process so that, as long as a call 9 request from HDLC packet transmitter 11 is present, succeeding cell data 10 #2, #3 and #4 of the HDLC packet are sequentially delivered from HDLC 11 packet transmitter 11 to shift register 22, respectively following cell 12 .13 identifiers CID="0." The transmission of a 1480-bit frame of HDLC data completes when N becomes equal to 4. When decision in step 46 goes 14 affirmative, exit is to step 47 which resets N to zero so that control is 15 caused to delay the transmission of the CID of first occurrence in each 16 17 frame by step 41 until a frame sync is transmitted.

If a call is requested from 360-bit packet transmitter 12, control exits 18 the search loop and enters a subroutine comprising steps 50 to 52 19 which are respectively similar to steps 40 to 42 just described, with the 20 exception that in step 52 cell identifier CID="1" is supplied to CID 21 22 generator 20. Control advances to step 53 to supply the code CID="1" to bus 23 for a 360-bit duration. Therefore, an 8-bit cell identifier 23 "11010100" is written into shift register 22, following a frame sync code 90 (Fig. 3B). In response to CID="1", clock distributer 14 establishes a 25 26 path leading to the 360-bit packet transmitter 12 to drive it for a 360-bit 27 duration. Concurrently, multiplexer 21 responds to CID="1" by establishing a path from 360-bit packet transmitter 12 to shift register 22. 28

-8-

Step 53 is followed by steps 45 to 47 as in the case of HDLC packets to repeat the transmission of succeeding cell data. If several 360-bit packets exist as shown in Fig. 3B, steps 50 to 53 are repeatedly executed until N = 4 is obtained in step 46.

5 If 1080-bit packet transmitter 13 has two 1080-bit packets 101 and 8 102 to transmit, for example (see Fig. 3C), control enters step 60 to reset a variable i to zero. Step 60 is followed by steps 61 to 64 which are 7 similar to steps 50 to 53, respectively, with the exception that in step 63 8 cell identifier code CID="2" is supplied to CID generator 20 and in step 64 the code CID="2" is supplied to bus 23 for a 360-bit duration. 10 Therefore, an 8-bit cell identifier "01011011" is written into shift register 11 22, following a frame sync code 100 (Fig. 3C). In response to cell 12 identifier code CID="2", clock distributer 14 establishes a path leading to 13 the 1080-bit packet transmitter 13 to drive it for a 360-bit duration. 14 Concurrently, multiplexer 21 responds to code CID="2" by establishing 15 a path from 1080-bit packet transmitter 13 to shift register 22. In this 16 way, a cell identifier CID="2" and cell data #1-1 of 1060-bit packet 101 17 18 are successively transmitted.

19 Step 64 is followed by step 65 which increments the variable N by one. Variable N is checked in step 66 to see if N = 4, or not. If N is not 20 equal to 4, control advances to step 67 to increment the variable i by 21 one, and if N = 4, exit is to step 68 to reset the variable N to zero before 22 executing step 67. Following step 67, step 69 is executed by 23 determining if i = 2. If not, control returns to step 61 to repeat the 24 25 process so that cell data #1-2 of 1080-bit packet 101 is transmitted following a cell identifier CID="2." After transmission of two cell data 28 preceded by cell identifiers CID="2", variable I has been incremented to 27 2, and control exits from step 69 and enters steps 70 to 73 which are 28

÷

-9.

similar to steps 61 to 64 with the exception that in step 72 cell identifier 1 code CID="3" is supplied to CID generator 20 and in step 64 code 2 CID="3" is supplied to bus 23 for 360-bit duration. Therefore, an 8-bit 3 cell identifier "00100110" is written into shift register 22, following cell 4 data #1-2. In response to CID="3", clock distributer 14 maintains the previous path leading to the 1080-bit packet transmitter 13 to drive it for 6 a 360-bit duration. Concurrently, multiplexer 21 responds to CID="3" 7 by maintaining the previous path from 1080-bit packet transmitter 13 to 8 shift register 22. In this way, a cell identifier CID="3" and cell data #1-3 9 of 1060-bit packet 101 are successively transmitted. Exit from step 73 is to steps 44 to 46. Variable N is incremented and checked for N=4. After transmission of the 1080-bit packet 101, N=3

11 12 is obtained and control exits from step 45 and reenters the search loop 13 to detect whether a call request is still present. Since the 1080-bit packet 102 is waiting in transmitter 13 to be processed, steps 60 to 69 are looped twice for transmitting cell data #2-1 and #2-2 of packet 102 and 18 steps 70 to 74 are executed once for transmitting cell data #2-3 of the 17 packet. Because N=3 at the instant cell data #2-1 is transmitted, step 62 18 skipped in the first pass, but because of the subsequent increment in 19 step 65 to N=4, step 62 is executed in the second pass to allow for 20 insertion of a frame sync 103 before transmitting a cell identifier 104 21 which precedes cell data #2-2. Execution of steps 70 to 73 follows to 22 sequentially transmit a cell identifier 105 and cell data #2-3 of packet 23 24 102.

25 If there is no call request, control leaves the search loop and enters 28 step 36 to set variable F to 1 and proceeds through steps 40 to 42 to 27 transmit a or cell identifier CID="0" and exits from step 43 to step 48 to 28 cause flag generator 24 to write a cyclic pattern of flag sequences 8

7

8

A CONTRACTOR OF THE PROPERTY O

A STANDARD CONTRACTOR OF THE STANDARD CONTRACTOR

- 10 -

1 "01111110" into shift register 22. Exit then is to step 49 to reset variable

2 F to 0, which is followed by step 45. Therefore, if there is no packet to

3 transmit following the transmission of the second 1080-bit packet 102,

4 flag sequences are transmitted respectively preceded by cell identifiers

5 identical to those preceding the cell data of HDLC packets.

It will be seen from the above that the segmented 360-bit cell data of different types of packet can be transmitted continuously by allowing them to be encapsulated between frame sync codes.

Fig. 4 is a block diagram of a receive section of the integrated 9 communications system of the present invention. The cell-formatted 10 data stream is clocked into a shift register 200 by a clock recovery circuit 11 201, which also drives a clock counter 202. Shift register 200 supplies its 12 contents in parallel form to a sync detector 203 and a cell identifier 13 detector 204. On detecting each sync, sync detector 203 resets the 14 clock counter 202. The CID detector 204 comprises a 256-bit read-only 15 memory having an 8-bit address input. The ROM 205 stores 256 16 possible binary states. Since the cell identifier is an 8-bit block code with 17 a Hamming distance of 3 bits or more, two-bit errors in the received 18 block code can be corrected in the ROM 205 by translating the 19 corrupted 8-bit cell identifier to an original 8-bit code. 20

A cell deformatter 205 provides deformatting control over the received data according to a clock count supplied from counter 202. In response to predetermined clock counts, cell deformatter 205 enables the CID detector 204 to read out a two-bit cell identifier code into cell deformatter 205. In response to a read cell identifier, cell deformatter 205 supplies a code to a clock distributer 206 in a manner similar to the transmit section of the system so that clock pulses of 360-bit duration from clock recovery circuit 201 are supplied to one of HDLC packet

- 11 -

receiver 207, and 360-bit and 1080-bit packet receivers 208 and 209 to selectively receive cell data from the output of shift register 200. Each of the packet receivers assembles the cell data into the original packet format for coupling to the data processor 10.

Since the fixed-length packets are not converted into HDLC format, data preceded by cell identifiers CID="1", "2" and "3" are not aborted even if they are corrupted. Instances in which data is aborted due to reversal of an inserted zero bit occur only with respect to HDLC data, l.e., data sent with cell identifier CID="0." The rate of fixed-length data being discarded as an error can therefore be significantly reduced in comparison with the prior art system.

The foregoing description shows only one preferred embodiment of the present invention. Various modifications are apparent to those skilled in the art without departing from the scope of the present invention which is only limited by the appended claims. Therefore, the embodiment shown and described is only illustrative, not restrictive.

What is claimed is:

- 1. A method for transmitting HDLC (high level data link control)
 2 variable-length packets and non-HDLC fixed-length packets over a
 3 common transmission medium, comprising:
- a) decomposing each of said HDLC variable-length packets and
 each of said non-HDLC fixed-length packets into one or more cells;
- b) generating a cell identifier for each of said cells, said cell
 identifier identifying type of the packet from which said cell is
 decomposed;
- 9 c) transmitting a frame sync code from one end of said 10 transmission medium;
- d) assembling said cell identifier and each of said cells into a field and assembling a plurality of said fields into a frame, and transmitting the frame through said transmission medium;
- e) detecting said frame sync code at the other end of said transmission medium as a timing reference and deassembling said frame into the fields in response to said timing reference;
- f) deassembling each of the fields into a cell identifier and a cell;
- g) composing the deassembled cells into the original HDLC variable-length packet or non-HDLC fixed-length packet according to the deassembled cell identifier.
- 2. A method as claimed in claim 1, wherein said cell identifier is a block code comprising cell identification bits identifying said type and error correcting bits, wherein the step (f) comprises correcting error contained in said cell identification bits of each cell identifier using the

- 13 -

- 5 error correcting bits of the cell identifier.
- 1 3. An integrated communications system comprising:
- an HDLC (high level data link control) variable-length packet transmitter:
- 4 a non-HDLC fixed-length packet transmitter;
- 5 a transmit shift register having an input terminal connected to said
- 6 packet transmitters and an output terminal connected to one end of a
- 7 transmission medium;
- a sync generator for supplying a sync code to said transmit shift
- 9 register at periodic intervals;
- 10 a header generator;
- cell formatting means for activating for a predetermined period one
- 12 of said packet transmitters having a packet to transmit so that a portion
- 13 of said packet is supplied to said shift register as a cell, causing said
- 14 head generator to supply a cell identifier identifying type of the packet
- 15 from which said cell is decomposed to said transmit shift register to form
- 16 a field with said cell, and causing said transmit shift register to assemble
- 17 sald sync code and a plurality of said fields into a frame for transmission
- 18 through said transmission medium;
- a receive shift register having an input terminal connected to the
- 20 other end of said transmission medium, said receive shift register being
- 21 'supplied with said transmitted frame;
- a sync detector for detecting the sync code contained in the frame
- 23 supplied to said receive shift register;
- a header detector responsive to the detection of a sync code by
- 25 sald sync detector for detecting the cell identifier of each field of the
- 26 frame in said receive shift register;

- 14 -

27	an HDLC variable-length packet receiver;
28	a non-HDLC fixed-length packet receiver; and
29	cell deformatting means responsive to the cell identifier detected by
30	said header detector for activating for said predetermined period one of
31	said packet receivers identified by said detected cell identifier so that
32	sald portion of said packet is supplied from said receive shift register to

said one of the packet receivers.

- 4. An integrated communications system as claimed in claim 3, wherein said cell formatting means assembles cells from said HDLC variable-length packet transmitter with cells from said non-HDLC fixed-length packet transmitter in a common frame.
- 5. An integrated communications system as claimed in claim 3, wherein said cell identifier is encoded with error correcting bits, wherein said header detector corrects an error contained in said cell identifier using said error correcting bits.
- 6. An integrated communications system as claimed in claim 3, wherein said header detector comprises a memory for storing 2ⁿ bits, where n indicates a total number of bits contained in said cell identifier and reading one of said stored 2ⁿ bits in response to said cell identifier.
- 7. An integrated communications system as claimed in claim 3, further comprising a flag generator for generating a predetermined bit pattern, wherein said cell formatting means causes said flag generator to supply said bit pattern to said shift register as a cell in the absence of a packet to transmit in any of said packet transmitters.

- 15 -

- 8. An integrated communications system as claimed in claim 3, wherein said non-HDLC fixed-length packet transmitter comprises:
- a short-length packet transmitter for transmitting a short packet
 having a length equal to the length of said cell; and
- a long-length packet transmitter for transmitting a long packet having a length equal to an integral multiple of the length of said cell, wherein said cell identifier identifies different cells of said long packet with respective cell identifiers, wherein said fixed-length packet receiver comprises:
- a short-length packet receiver for assembling the cells identified by said cell identifier into said short packet; and
- a long-length packet receiver for assembling the cells identified by said respective cell identifiers into said long packet.
 - 9. An integrated communications system as claimed in claim 8, wherein said long packet comprises an integral multiple of the number of bits contained in said short packet.
 - 1 10. An integrated communications system as claimed in claim 3, 2 further comprising means for selecting one of said packet transmitters 3 according to a predetermined priority algorithm and causing said cell 4 formatting means to activate said selected one of said packet transmitters for said predetermined duration.
 - 1 11. An integrated communications system as claimed in claim 3, 2 wherein said cell formatting means continuously drives said shift 3 registers with clock pulses and drives said one of said packet transmitters


NE-246


2009237

- 16 -

- 4 with said clock pulses for said predetermined duration to transfer bits
- 5 from the driven packet transmitter to said shift register.








> .W. . .

DELL, WALTER & BROUSSEAU

3/

FIG. 2B




RELL WALTER & BROUSSEAU

1.8880

 $\mathcal{A}_{\mathcal{A}}$, which is the second contribution of the second contribution of $\mathcal{A}_{\mathcal{A}}$

BELL, WALTER & BROUSSEAU




BELL, WALTER & DAOUSSEAU

1060-BIT PACKETS

SOURCE

BELL, WALTER & BROUSSEAU

SYNC



SHIFT REGISTER

82

FROM TRANS-MISSION LINE

CLOCK
RECOVERY

25-**388**-035

いいかが

BELL, WALTER & BROUSSEAU

SYNC

CLD DETECTOR (256-BIT RONI)

RESET

COUNTER

-202

This Page is Inserted by IFW Indexing and Scanning Operations and is not part of the Official Record

BEST AVAILABLE IMAGES

Defective images within this document are accurate representations of the original documents submitted by the applicant.

Defects in the images include but are not limited to the items checked:
BLACK BORDERS
☐ IMAGE CUT OFF AT TOP, BOTTOM OR SIDES
☐ FADED TEXT OR DRAWING
☐ BLURRED OR ILLEGIBLE TEXT OR DRAWING
☐ SKEWED/SLANTED IMAGES
☐ COLOR OR BLACK AND WHITE PHOTOGRAPHS
☐ GRAY SCALE DOCUMENTS
☐ LINES OR MARKS ON ORIGINAL DOCUMENT
☐ REFERENCE(S) OR EXHIBIT(S) SUBMITTED ARE POOR QUALITY
OTHER:

IMAGES ARE BEST AVAILABLE COPY.

As rescanning these documents will not correct the image problems checked, please do not report these problems to the IFW Image Problem Mailbox.